Verilog digital system design: rt level synthesis testbench and verification. Rt level synthesis testbench and verification.

By:

Material type: Text

TextLanguage: English Publication details: New Delhi Tata McGraw Hill Publishing Company Ltd 2008Edition: 2Description: xvi,384ISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Book	St Aloysius Institute of Management & Information Technology	MCA	621.395 NAVZ (Browse shelf(Opens below))	Available	MCA08977

Total holds: 0

Previous								Next
Previous	621.395 MATA First course on electronic engineering.	621.395 MEAC Introduction to vlsi systems.	621.395 NAKB Theory and applications of automatic controls.	621.395 NAVZ Verilog digital system design: rt level synthesis testbench and verification. Rt level synthesis testbench and verification.	621.395 NIIT Electronic circuits: principles operation and design. Principles operation and design.	621.395 PALR Multi layer channel routing complexity and algorithms.	621.395 PATM Simulation of power electronic circuits.	Next

There are no comments on this title.

to post a comment.